AnARM: A 28nm energy efficient ARM processor based on octasic asynchronous technology

Mickael Fiorentino; Claude Thibeault; Yvon Savaria; Francois Gagnon; Tom Awad; Doug Morrissey; Michel Laurence

doi:10.1109/ASYNC.2019.00016

AnARM: A 28nm energy efficient ARM processor based on octasic asynchronous technology

Mickael Fiorentino
, Claude Thibeault
, Yvon Savaria
, Francois Gagnon
, Tom Awad
, Doug Morrissey
, Michel Laurence

Résultats de recherche: Chapitre dans un livre, rapport, actes de conférence › Participation à un ouvrage collectif lié à un colloque ou une conférence › Revue par des pairs

3 Citations (Scopus)

Résumé

We present the AnARM, an energy-efficient ARM processor core that leverages the self-timed design technique developed at Octasic. It was fabricated using the STMicro-electronics 28nm FDSOI technology, using standard cells and conventional CAD tools. The AnARM delivers 3066 CoreMark while consuming 70 mW of power, providing an energy-efficiency improvement of 59% over a reference ARM Cortex-A7.

langue originale	Anglais
titre	Proceedings - 2019 25th IEEE International Symposium on Asynchronous Circuits and Systems, ASYNC 2019
Editeur	IEEE Computer Society
Pages	58-59
Nombre de pages	2
ISBN (Electronique)	9781538647479
Les DOIs	https://doi.org/10.1109/ASYNC.2019.00016
état	Publié - mai 2019
Evénement	25th IEEE International Symposium on Asynchronous Circuits and Systems, ASYNC 2019 - Hirosaki, Japon Durée: 12 mai 2019 → 15 mai 2019

Série de publications

Nom	Proceedings - International Symposium on Asynchronous Circuits and Systems
Volume	2019-May
ISSN (imprimé)	2643-1394
ISSN (Electronique)	2643-1483

Conférence

Conférence	25th IEEE International Symposium on Asynchronous Circuits and Systems, ASYNC 2019
Pays/Territoire	Japon
La ville	Hirosaki
période	12/05/19 → 15/05/19

SDG des Nations Unies

Ce résultat contribue à ou aux Objectifs de développement durable suivants

SDG 7 – Energie propre et d'un coût abordable

Accès au document

10.1109/ASYNC.2019.00016

Autres fichiers et liens

Lien vers la publication dans Scopus

Empreinte digitale

Voici les principaux termes ou expressions associés à « AnARM: A 28nm energy efficient ARM processor based on octasic asynchronous technology ». Ces libellés thématiques sont générés à partir du titre et du résumé de la publication. Ensemble, ils forment une empreinte digitale unique.

Contient cette citation

Fiorentino, M., Thibeault, C., Savaria, Y., Gagnon, F., Awad, T., Morrissey, D., & Laurence, M. (2019). AnARM: A 28nm energy efficient ARM processor based on octasic asynchronous technology. Dans Proceedings - 2019 25th IEEE International Symposium on Asynchronous Circuits and Systems, ASYNC 2019 (p. 58-59). Article 8850655 (Proceedings - International Symposium on Asynchronous Circuits and Systems; Vol 2019-May). IEEE Computer Society. https://doi.org/10.1109/ASYNC.2019.00016

Fiorentino, Mickael ; Thibeault, Claude ; Savaria, Yvon et al. / AnARM : A 28nm energy efficient ARM processor based on octasic asynchronous technology. Proceedings - 2019 25th IEEE International Symposium on Asynchronous Circuits and Systems, ASYNC 2019. IEEE Computer Society, 2019. p. 58-59 (Proceedings - International Symposium on Asynchronous Circuits and Systems).

@inproceedings{5472ae923e6a4794b1a7425e0fcbcf00,

title = "AnARM: A 28nm energy efficient ARM processor based on octasic asynchronous technology",

abstract = "We present the AnARM, an energy-efficient ARM processor core that leverages the self-timed design technique developed at Octasic. It was fabricated using the STMicro-electronics 28nm FDSOI technology, using standard cells and conventional CAD tools. The AnARM delivers 3066 CoreMark while consuming 70 mW of power, providing an energy-efficiency improvement of 59\% over a reference ARM Cortex-A7.",

keywords = "28nm, Asynchronous Processor, Octasic",

author = "Mickael Fiorentino and Claude Thibeault and Yvon Savaria and Francois Gagnon and Tom Awad and Doug Morrissey and Michel Laurence",

note = "Publisher Copyright: {\textcopyright} 2019 IEEE.; 25th IEEE International Symposium on Asynchronous Circuits and Systems, ASYNC 2019 ; Conference date: 12-05-2019 Through 15-05-2019",

year = "2019",

month = may,

doi = "10.1109/ASYNC.2019.00016",

language = "English",

series = "Proceedings - International Symposium on Asynchronous Circuits and Systems",

publisher = "IEEE Computer Society",

pages = "58--59",

booktitle = "Proceedings - 2019 25th IEEE International Symposium on Asynchronous Circuits and Systems, ASYNC 2019",

}

Fiorentino, M, Thibeault, C, Savaria, Y, Gagnon, F, Awad, T, Morrissey, D & Laurence, M 2019, AnARM: A 28nm energy efficient ARM processor based on octasic asynchronous technology. Dans Proceedings - 2019 25th IEEE International Symposium on Asynchronous Circuits and Systems, ASYNC 2019., 8850655, Proceedings - International Symposium on Asynchronous Circuits and Systems, VOL. 2019-May, IEEE Computer Society, p. 58-59, 25th IEEE International Symposium on Asynchronous Circuits and Systems, ASYNC 2019, Hirosaki, Japon, 12/05/19. https://doi.org/10.1109/ASYNC.2019.00016

AnARM: A 28nm energy efficient ARM processor based on octasic asynchronous technology. / Fiorentino, Mickael; Thibeault, Claude; Savaria, Yvon et al.
Proceedings - 2019 25th IEEE International Symposium on Asynchronous Circuits and Systems, ASYNC 2019. IEEE Computer Society, 2019. p. 58-59 8850655 (Proceedings - International Symposium on Asynchronous Circuits and Systems; Vol 2019-May).

Résultats de recherche: Chapitre dans un livre, rapport, actes de conférence › Participation à un ouvrage collectif lié à un colloque ou une conférence › Revue par des pairs

TY - GEN

T1 - AnARM

T2 - 25th IEEE International Symposium on Asynchronous Circuits and Systems, ASYNC 2019

AU - Fiorentino, Mickael

AU - Thibeault, Claude

AU - Savaria, Yvon

AU - Gagnon, Francois

AU - Awad, Tom

AU - Morrissey, Doug

AU - Laurence, Michel

PY - 2019/5

Y1 - 2019/5

N2 - We present the AnARM, an energy-efficient ARM processor core that leverages the self-timed design technique developed at Octasic. It was fabricated using the STMicro-electronics 28nm FDSOI technology, using standard cells and conventional CAD tools. The AnARM delivers 3066 CoreMark while consuming 70 mW of power, providing an energy-efficiency improvement of 59% over a reference ARM Cortex-A7.

AB - We present the AnARM, an energy-efficient ARM processor core that leverages the self-timed design technique developed at Octasic. It was fabricated using the STMicro-electronics 28nm FDSOI technology, using standard cells and conventional CAD tools. The AnARM delivers 3066 CoreMark while consuming 70 mW of power, providing an energy-efficiency improvement of 59% over a reference ARM Cortex-A7.

KW - 28nm

KW - Asynchronous Processor

KW - Octasic

UR - https://www.scopus.com/pages/publications/85073357272

U2 - 10.1109/ASYNC.2019.00016

DO - 10.1109/ASYNC.2019.00016

M3 - Contribution to conference proceedings

AN - SCOPUS:85073357272

T3 - Proceedings - International Symposium on Asynchronous Circuits and Systems

SP - 58

EP - 59

BT - Proceedings - 2019 25th IEEE International Symposium on Asynchronous Circuits and Systems, ASYNC 2019

PB - IEEE Computer Society

Y2 - 12 May 2019 through 15 May 2019

ER -

Fiorentino M, Thibeault C, Savaria Y, Gagnon F, Awad T, Morrissey D et al. AnARM: A 28nm energy efficient ARM processor based on octasic asynchronous technology. Dans Proceedings - 2019 25th IEEE International Symposium on Asynchronous Circuits and Systems, ASYNC 2019. IEEE Computer Society. 2019. p. 58-59. 8850655. (Proceedings - International Symposium on Asynchronous Circuits and Systems). doi: 10.1109/ASYNC.2019.00016